# Description

The A8474 is a compact display driver for 7-segment numeric displays of up to 4 digits. The A8474 can be programmed via SPI, QSPI, and Microwire as well as a conventional 4-wire serial interface.

The A8474 includes an integrated BCD code-B/HEX decoder, multiples scan circuitry, segment and display drivers, and a 32-bit memory. Internal memory stores the LED settings, eliminating the need for continuous device reprogramming.

Every segment can be individually addressed and updated separately. Only one external resistor ( $R_{SET}$ ) is required to set the current through the LED display. LED brightness can be controlled by analog or digital means. The A8474 can be programmed to use the internal code-B/HEX decoder to display numeric digits or to directly address each segment.

The A8474 features an extremely low shutdown current of typically 3uA, and an operational current of less than 500uA. The number of digits can be programmed, the device can be reset by software, and an external clock is also supported. Additionally, segment blinking can be synchronized across multiple drivers.

The A8474 provides several test modes for easy application debugging.

The A8474 is available in 20-pin Narrow DIP and 20-pin SOP package.

Ordering Information								
20pin Narrow DIP	A8474PN20 (Tube)							
20pin SOP	A8474M20 (Tube)							
	A8474MR20 (T/R)							


## Features

- 10MH<sub>Z</sub> SPI-, QSPI-, Microwire-Compatible Serial I/O
- Individual LED Segment Control
- Segment Blinking Control (can be synchronized across multiple drivers)
- Hexadecimal-or BCD-Code/No-Decode Digit Selection
- 3 uA Low-Power Shutdown Current (typ; data retained)
- Extremely Low Operating Current 0.5mA in Open-Loop
- Digital and Analog Brightness Control
- Display Blanked on Power-Up
- Drive Common-Cathode LED Displays
- Supply Voltage Range: +2.7 to +5.5V
- Software Reset
- Optional External Clock
- 20 pin Narrow DIP and SOP Package


## Application

- Bar-Graph Displays
- Instrument-Panel Meters
- LED Matrix Displays
- Dot Matrix Displays
- STB, Audio Equipment

#### **Typical Application**



# **Pin Description**



Pin Name	Pin #	Description
D <sub>OUT</sub>	1	Serial-Data Output. The data into pin $D_{IN}$ is valid at pin $D_{OUT}$ 16.5 clock cycles
		later. This pin is used to daisy-chain several A8474 devices and is never
		high-impedance.
D <sub>IN</sub>	2	Serial-Data Input. The data is loaded into the internal 16-bit shift register on the
		rising edge of pin CLK.
DIG 0:DIG 3	3,5	Digit Drive Lines. 4four-digit drive lines that sink current from the display
	6,8	common cathode. The A8474 pulls the digit output to $V_{\text{DD}}$ when turned off.
GND	4,7	Ground. Both GND pins must be connected.
LOAD	9	Load-Data Input. The last 16 bits of serial data are latched on the rising edge of
CSN		this pin.
		Chip-Select Input (A8474 SPI-enabled only). Serial data is loaded into the shift
		register while this pin is low. The last 16 bits of serial date are latched on the
		rising edge of this pin.
CLK	10	Serial-Clock Input. 10MHz maximum rate. Data is shifted into the internal shift
		register on the rising edge of this pin. Data is clocked out of DOUT on the falling
		edge of this pin. On the A8474 SPI-enabled, the CLK input is active only while
		pin LOAD/CSN is low.
SEG A	11,12,13	Seven Segment and Decimal Point Drive lines. 8 seven-segment drives and
SEG G	14,17,18	decimal point drive that source current to the display. When a segment driver is
SEG DP	19,20	turned off it is pulled to GND
I <sub>SET</sub>	15	Set Segment Current. Connect to VDD through $R_{SET}$ to set the peak segment
		current (see Selecting Resistor Value and Using External Drivers in Detailed
		Information)
V <sub>DD</sub>	16	Positive Supply Voltage. Connect to +2.7V to +5.5V supply.

# **Absolute Maximum Ratings**


Paramete	er	Min	Мах	Unit	Notes
	V <sub>DD</sub>	-0.3	7	V	
Voltage (with respect to GND)	D <sub>IN</sub> ,CLK, LOAD/CSN	-0.3	7	V	
	All other Pins	-0.3	7or V <sub>DD</sub> +0.3	V	
Current	DIG 0:DIG3 Sink Current		500	mA	
Current	SEG A:SEG G, SEG DP		100	mA	
Continuous Power Dissipation	20 Narrow DIP		1066	mW	Derate 13.3mW/ $^\circ$ C above +70 $^\circ$ C
(T <sub>AMB</sub> =+85°C)	20 SOP		941	mW	Derate 11.8mW/ $^{\circ}$ C above +70 $^{\circ}$ C
Operating Temperature R (T <sub>MIN</sub> to T <sub>MAX)</sub>	anges	0	+70	°C	
Storage Temperature Rar	ige	-65	+150	°C	
Package Body Temperatu	ıre (20SOP)		+260	°C	
Soldering Temperature (2	0 Narrow DIP)		+260	°C	
Humidity			85	%	Non-condensing
Electrostatio Disobarga	Digital Outputs		1000	V	
Electrostatic Discharge	All Other Pins		1000	V	
Latch-Up Immunity			±200	mA	All pins. Except pin 11: ±180mA


Note: Stresses beyond may cause permanent damage to the device. These are stress ratings only. And functional operation of the device at these or any other conditions beyond those indicated in Electrical Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# Electrical Characteristics (V\_{DD}=2.7 to 5.5V, R\_{SET}=9.53k\Omega\pm1\%, T\_AMB=T\_MIN to T\_MAX)

Parameter	Symbol	Conditions	Min	Тур	Мах	Unit
Operating Supply Voltage	V <sub>DD</sub>		2.7	5.0	5.5	V
Shutdown Supply Current	I <sub>DDSD</sub>	All digital inputs at $V_{DD}$ or GND, $T_{AMB}$ =+25 $^{\circ}$ C			10	uA
Operating Supply Current	I <sub>DD</sub>	R <sub>SET</sub> =open circuit All Segments and decimal point on; I <sub>SEG</sub> =-40mA		330	1	mA
Display Scan Rate	f <sub>OSC</sub>	4 digits scanned	1000	1600	2600	Hz
Digit Drive Sink Current	I <sub>DIGIT</sub>	V <sub>OUT</sub> =0.65V	320			mA
Segment Drive Source Current	I <sub>SEG</sub>	V <sub>DD</sub> =5.0V, V <sub>OUT</sub> =(V <sub>DD</sub> -1V)	-30	-40	-45	mA
Segment Drive Current Matching	△I <sub>SEG</sub>			3.0		%
Digit Drive Source Current	I <sub>DIGIT</sub>	Digit off, V <sub>DIGIT</sub> =(V <sub>DD</sub> -0.3V)	-2			mA
Segment Drive Sink Current	I <sub>SEG</sub>	Segment off, V <sub>SEG</sub> =0.3V	5			mA
Slow Segment Blink Period (ON phase, Internal Oscillator)	t <sub>SLOWBLINK</sub>		0.64	1	1.65	S
Fast Segment Blink Period (ON phase, Internal Oscillator)	t <sub>FASTBLINK</sub>		0.32	0.5	0.83	S
Fast or Slow Segment Blink Duty Cycle (Guaranteed by design)			49.9	50	50.1	%
Logic Inputs/Outputs		Ι	1			
Input Current D <sub>IN</sub> ,CLK,LOAD/CSN	$I_{\rm H}, I_{\rm IL}$	V <sub>IN</sub> =0V or V <sub>DD</sub>	-1		1	uA
Logic High Input Voltage	V <sub>IH</sub>		0.7x V <sub>DD</sub>			V
Logic Low Input Voltage	V <sub>IL</sub>	V <sub>DD</sub> =5.0V±10% V <sub>DD</sub> =3.0V±10%			0.8 0.6	V
Output High Voltage	V <sub>OH</sub>	$D_{OUT}$ , $I_{SOURCE}$ =-1mA $V_{DD}$ =5.0V $\pm$ 10% $D_{OUT}$ , $I_{SOURCE}$ =-1mA $V_{o}$ =1.0V(±10%)	V <sub>DD</sub> -1 V <sub>DD</sub> -0.5			v
Output Low Voltage	V <sub>OL</sub>	V <sub>DD</sub> =1.0V±10% D <sub>OUT</sub> , I <sub>SINK</sub> =1.6mA	-0.5		0.4	V
Hysteresis Voltage	V <sub>OL</sub> △V <sub>I</sub>	D <sub>IN</sub> , CLK, LOAD/CSN		1	0.4	V
Timing		I				
CLK Clock Period	t <sub>CP</sub>		100			ns
CLK Pulse Width High	t <sub>CH</sub>		50			ns
CLK Pulse Width Low	t <sub>CL</sub>		50			ns
CSM Fall-to-CLK Rise Setup Time (A8474 SPI-programmed)	t <sub>css</sub>		25			ns
CLK Rise-to-LOAD/CSN Rise Hold Time	t <sub>CSH</sub>		0			ns
D <sub>IN</sub> Setup Time	t <sub>DS</sub>		25			ns
D <sub>IN</sub> Hold Time	t <sub>DH</sub>		0			ns
Output Data Propagation Delay	t <sub>DO</sub>	C <sub>LOAD</sub> =50pF			25	ns
LOAD Rising Edge-to-Next Clock Rising Edge	t <sub>LDCK</sub>		50			ns
Minimum LOAD/CSN Pulse High	t <sub>csw</sub>		50			ns
Data-to-Segment Delay	t <sub>DSPD</sub>				2.25	ms


# Typical Characteristics (V\_DD=5V, R\_{EST}=9.53\Omega, T\_{AMB}=25^{\circ}C)







## 2. Scan Frequency VS. V<sub>DD</sub>

## 3. I<sub>SEG</sub> VS. Temperature









A8474


### 5. I<sub>SEG</sub> VS. V<sub>OUT</sub>



6. I<sub>SEG</sub> VS. V<sub>OUT</sub>



7.  $I_{SEG}$  VS.  $R_{SET}$ 



# **Application Information**




Fig. 1. Interface Timing

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Х	Х	Х	Х	Registe	Register Address (see table 6)						Da	ata			LSB

Table 1. 16-Bit Serial Data Format

Programming the A8474 is accomplished by writing to the device's internal registers (see Digit-and Control-Registers) via the 4-wire serial interface. A programming sequence consists of 16-bit packages as depicted in Table 1.

The data is shifted into the internal 16-bit register with the rising edge of the CLK signal. With the rising edge of the LOAD/CSN signal the data is latched into a digit-or control-register. The LOAD/CSN signal must go high after the 16<sup>th</sup> rising clock edge.

The LOAD/CSN signal can also come later but this must happen just before the next rising edge of CLK, otherwise the data will be lost. The contents of the internal shift register are applied 16.5 clock cycles later to pin  $D_{OUT}$ . The data is clocked out at the falling edge of CLK.

The first 4 bits (D15:D12) are "don't care" settings, bits D11:D8 contain the register address, and bits D7:D0 contain the data. The first bit is D15, the most significant bit (MSB). The exact timing is show in Fig 1.

### **Initial Power-Up**

On initial power-up, the A8474 registers are reset to their default values, the display is blanked, and the device goes into shutdown mode. All registers should be programmed for normal operation at this time. Note: the default settings enable only scanning of one digit; the internal decoder is disabled and the intensity control Register is set to the minimum values.

Advanced Innovation Technology Corp.	Page	7/20
www.ait-ic.com	Rev	1.0

## Shutdown Mode

The A8474 features a shutdown mode, consuming only 10uA (max) current. Shutdown mode is entered via a write the Shutdown Register (see Table 3). At that point, all segment current sources are pulled to ground and all digits drivers are connected to  $V_{DD}$ , so that all segments are blanked.

Note: during shutdown mode the Digit-Registers maintain their data.

Shutdown mode can either be used as a means to reduce power consumption or for generating a flashing display (repeatedly entering and leaving shutdown mode). For minimum supply current in shutdown mode, logic input should be at GND or  $V_{DD}$  (CMOS logic level).

The A8474 need typically 250us to exit shutdown mode, and during shutdown mode the A8474 is fully programmable. Only the display test mode overrides shutdown mode.

When entering or leaving shutdown mode, the feature Register is reset to its default values (all 0s) when Shutdown Register bit D7 = 0. When bit D7=1, the Feature Register is left unchanged when entering or leaving shutdown mode.

Note: If the A8474 is used with an external clock, Shutdown Register bit D7 should be set to 1 when writing to the Shutdown Register.

### **Digit-and Control-Registers**

The A8474 contains four Digit-Registers and six control-registers, which are listed in Table 2. All registers are selected using a 4-bit address word, and communication is done via the serial interface.

- Digit Registers These registers are realized with an on-chip 32-bit memory. Each digit can be controlled directly without rewriting the whole register contents.
- Control Registers These registers consist of decode mode, display intensity, number of scanned digits, shutdown, display test and features election registers.

Deviator			Address									
Register	HEX Code	D15:D12	D11	D10	D9	D8						
No-Op	0xX0	Х	0	0	0	0						
Digit 0	0xX1	Х	0	0	0	1						
Digit 1	0xX2	Х	0	0	1	0						
Digit 2	0xX3	Х	0	0	1	1						
Digit 3	0xX4	Х	0	1	0	0						
Decode-Mode	0xX9	Х	1	0	0	1						
Intensity Control	0xXA	Х	1	0	1	0						
Scan Limit	0xXB	Х	1	0	1	1						
Shutdown	0xXC	Х	1	1	0	0						
N/A	0xXD	Х	1	1	0	1						
Feature	0xXE	Х	1	1	1	0						
Display Test	0xXF	Х	1	1	1	1						

Table 2. Register Address Map

## Shutdown Register (0xXC)

The Shutdown Register controls A8474 shutdown mode

HEX	Register Data								
Code	D7	D6	D5	D4	D3	D2	D1	D0	
0x00	0	v	х	х	~	v	x	0	
	0	^			~	^		0	
0x80	1	Х	Х	Х	Х	Х	Х	0	
0.01	0	v	v	v	×	v	v	1	
0x01	0	^	^	^	^	^	^		
0x81	1	Х	Х	Х	Х	Х	Х	1	
	Code           0x00           0x80           0x01	Code         D7           0x00         0           0x80         1           0x01         0	Code         D7         D6           0x00         0         X           0x80         1         X           0x01         0         X	Code         D7         D6         D5           0x00         0         X         X           0x80         1         X         X           0x01         0         X         X	Code         D7         D6         D5         D4           0x00         0         X         X         X           0x80         1         X         X         X           0x01         0         X         X         X	Code         D7         D6         D5         D4         D3           0x00         0         X         X         X         X           0x80         1         X         X         X         X           0x01         0         X         X         X         X	Code         D7         D6         D5         D4         D3         D2           0x00         0         X         X         X         X         X         X           0x80         1         X         X         X         X         X         X           0x01         0         X         X         X         X         X         X	Code         D7         D6         D5         D4         D3         D2         D1           0x00         0         X	

Table 3. Shutdown Register Format (Address (HEX)=0xXC)

### Decode Enable Register (0xX9)

The Decode Enable Register sets the decode mode. BCE/HEX decoding (either BCD code – Characters 0:9, E, H, L, P, and -, or HEX code – characters 0:9 and A:F) is selected by bit D2 of the Feature Register. The Decode Enable Register is used to select the decode mode or no-decode for each digit. Each bit in the Decode Enable Register corresponds to its respective display digit (i.e., bit D0 corresponds to digit 0, bit D1 corresponds to digit 1 and so on). Table 5 lists some examples of the possible settings for the Decode Enable Register bits.

Note: A logic high enables decoding and a logic low bypasses the decoder altogether.


When decode mode is used, the decoder looks only at the lower-nibble (bits D3:D0) of the data in the Digit-Register, disregarding bits D6:D4. Bit D7 sets the decimal point (SEG DP) independent of the decoder and is positive logic (bit D7=1 turns the decimal point on). Table 5 lists the code-B font; Table 6 lists the HEX font.

When no-decode mode is selected, data bits D7:D0 of the Digit-Registers correspond to the segment lines of the A8474. Table 7 shows the 1:1 pairing of each data bit and the appropriate segment line.

Decede Mede	HEX	Register Data							
Decode Mode	Code	D7	D6	D5	D4	D3	D2	D1	D0
No decode for digits 3:0	0x00	Х	Х	Х	Х	0	0	0	0
Code-B/HEX decode for digit 0. No decode for digits 3:1	0x01	Х	Х	Х	Х	0	0	0	1
Code-B/HEX decode for digits 3:0	0xFF	Х	Х	Х	Х	1	1	1	1

Table 4. Decode Enable Register Format (address (HEX)=0xX9))

A8474



7-Segment		F			On Segments=1									
Character	D7*	D6:D4	D3	D2	D1	D0	DP*	Α	В	С	D	Е	F	G
0		Х	0	0	0	0		1	1	1	1	1	1	0
1		Х	0	0	0	1		0	1	1	0	0	0	0
2		Х	0	0	1	0		1	1	0	1	1	0	1
3		Х	0	0	1	1		1	1	1	1	0	0	1
4		Х	0	1	0	0		0	1	1	0	0	1	1
5		Х	0	1	0	1		1	0	1	1	0	1	1
6		Х	0	1	1	0		1	0	1	1	1	1	1
7		Х	0	1	1	1		1	1	1	0	0	0	0
8		Х	1	0	0	0		1	1	1	1	1	1	1
9		Х	1	0	0	1		1	1	1	1	0	1	1
-		Х	1	0	1	0		0	0	0	0	0	0	1
E		Х	1	0	1	1		1	0	0	1	1	1	1
Н		Х	1	1	0	0		0	1	1	0	1	1	1
L		Х	1	1	0	1		0	0	0	1	1	1	0
Р		Х	1	1	1	0		1	1	0	0	1	1	1
Blank		Х	1	1	1	1		0	0	0	0	0	0	0

Table 5. Code-B Font (\*The decimal point is enabled by setting bit D7=1)

Advanced Innovation Technology Corp.	Page	10/20
www.ait-ic.com	Rev	1.0

7-Segment	Register Data				Data On Segments=1									
Character	D7*	D6:D4	D3	D2	D1	D0	DP*	Α	В	С	D	Е	F	G
0		Х	0	0	0	0		1	1	1	1	1	1	0
1		Х	0	0	0	1		0	1	1	0	0	0	0
2		Х	0	0	1	0		1	1	0	1	1	0	1
3		Х	0	0	1	1		1	1	1	1	0	0	1
4		Х	0	1	0	0		0	1	1	0	0	1	1
5		Х	0	1	0	1		1	0	1	1	0	1	1
6		Х	0	1	1	0		1	0	1	1	1	1	1
7		Х	0	1	1	1		1	1	1	0	0	0	0
8		Х	1	0	0	0		1	1	1	1	1	1	1
9		Х	1	0	0	1		1	1	1	1	0	1	1
А		Х	1	0	1	0		1	1	1	0	1	1	1
В		Х	1	0	1	1		0	0	1	1	1	1	1
С		Х	1	1	0	0		1	0	0	1	1	1	0
D		Х	1	1	0	1		0	1	1	1	1	0	1
E		Х	1	1	1	0		1	0	0	1	1	1	1
F		Х	1	1	1	1		1	0	0	0	1	1	1

Table 6. HEX Font (\*The decimal point is enabled by setting bit D7=1)

	D7	D6	D5	D4	D3	D2	D1	D0
Corresponding Segment Line	DP	А	В	С	D	Е	F	G

Table 7. No-Decode Mode Data Bits and Corresponding Segment Lines

## **DISPLAY-Test Register (0xXF)**

The A8474 can operate in two modes: normal mode and display test mode. In display test mode all LEDs are switched on at maximum brightness (duty cycle is 15/16). The A8474 remains in display-test mode until the Display-test Register is set for normal operation.

Note: all settings of the Digit-and Control-Registers are maintained.

Mode	Register Data								
Mode	D7	D6	D5	D4	D3	D2	D1	D0	
Normal Operation	Х	Х	Х	Х	Х	Х	Х	0	
Display Test Mode	Х	Х	Х	Х	Х	Х	Х	1	

Table 8. Display-Test Register Format (Address (HEX)=0xXF))

Advanced Innovation Technology Corp.	Page	11/20
www.ait-ic.com	Rev	1.0

#### Intensity Control Register (0xXA)

The brightness of the display can be controlled by digital means using the intensity control Register and by analog means using  $R_{SET}$  (see Selecting  $R_{SET}$  Resistor Value and Using External Drivers). Display brightness is controlled by an integrated pulse-width modulator which is controlled by the lower-nibble of the Intensity Control Register. The modulator scales the average segment-current in 16 steps from a maximum of 31/32 down to 1/32 of the peak current set by  $R_{SET}$ .

Duty Cycle	HEX				Regist	er Data			
A8474	Code	D7	D6	D5	D4	D3	D2	D1	D0
1/32 (MIN ON)	0xX0	Х	Х	Х	Х	0	0	0	0
3/32	0xX1	Х	Х	Х	Х	0	0	0	1
5/32	0xX2	Х	Х	Х	Х	0	0	1	0
7/32	0xX3	Х	Х	Х	Х	0	0	1	1
9/32	0xX4	Х	Х	Х	Х	0	1	0	0
11/32	0xX5	Х	Х	Х	Х	0	1	0	1
13/32	0xX6	Х	Х	Х	Х	0	1	1	0
15/32	0xX7	Х	Х	Х	Х	0	1	1	1
17/32	0xX8	Х	Х	Х	Х	1	0	0	0
19/32	0xX9	Х	Х	Х	Х	1	0	0	1
21/32	0xXA	Х	Х	Х	Х	1	0	1	0
23/32	0xXB	Х	Х	Х	Х	1	0	1	1
25/32	0xXC	Х	Х	Х	Х	1	1	0	0
27/32	0xXD	Х	Х	Х	Х	1	1	0	1
29/32	0xXE	Х	Х	Х	Х	1	1	1	0
31/32 (Max on)	0xXF	Х	Х	Х	Х	1	1	1	1

Table 9. Intensity Register Format [Address (HEX)=0xXA)]

### Scan-Limit Register (0x0B)

The Scan-Limit Register Controls which of the digits are to be displayed. When all 4 digits are to be displayed, the update frequency is typically  $1600H_{Z}$ . If the number of digits displayed is reduced, the update frequency is increased. The frequency can be calculated using  $8f_{OCS}/N$ , where N is the number of digits. Since the number of displayed digits influences the brightness,  $R_{SET}$  should be adjusted accordingly. Table 15 lists the maximum allowed current when fewer than 4 digits are used.

Note: To avoid differences in brightness this register should not be used to blank parts of the display (leading zeros).

Advanced Innovation Technology Corp.	Page	12/20
www.ait-ic.com	Rev	1.0

Soon Limit	HEX Code	Register Data							
Scan Limit	HEX Code	D7	D6	D5	D4	D3	D2	D1	D0
Display digit 0 only (see Table 11)	0xX0	Х	Х	Х	Х	Х	0	0	0
Display digits 0:1 (see Table 11)	0xX1	Х	Х	Х	Х	Х	0	0	1
Display digits 0:2 (see Table 11)	0xX2	Х	Х	Х	Х	Х	0	1	0
Display digits 0:3	0xX3	Х	Х	Х	Х	Х	0	1	1

Table 10. Scan-Limit Register Format (Address(HEX)=0xXB))

Number of Digits Displayed	Maximum Segment Current (mA)
1	10
2	20
3	30

Table 11. Maximum Segment Current for 1-, 2-, or 3-Digit Displays

## Feature Register (0xXE)

The Feature Register is used for switching the device into external clock mode, applying an external reset, selecting code-B or HEX decoding, enabling or disabling blinking, enabling or disabling the SPI-compatible interface, setting the blinking rate, and resetting the blink timing.

Note: At power-up the Feature Register is initialized to 0.

D7	D6	D5	D4	D3	D2	D1	D0
BLINK_START	SYNC	BLINK_FREQ_SEL	BLINK_EN	SPI-EN	DECODE_SEL	REG_RES	CLK_EN

 Table 12. Feature Register Summary

Advanced Innovation Technology Corp.	Page	13/20
www.ait-ic.com	Rev	1.0

Addr:0xXF			Feature register
		E	nables and disables various device features
Bit Name	default	access	Bit Description
			External clock select
CLK_EN	0	R/W	0=Internal oscillator is used for system clock
			1=Pin CLK of the serial interface operates as system clock input
			Resets all control registers except the Feature Register
			0=Reset disabled. Normal operation
REG_RES	0	R/W	1=All control registers are reset to default state (except the Feature
			Register) identically after power-up
			Note: The Digit Registers maintain their data
			Selects display decoding
DECODE_SEL	0	R/W	0=Enable Code-B decoding (see Table 5)
			1=Enable HEX decoding (see Table 6)
			Enables the SPI-compatible interface
SPI_EN	0	R/W	0=Disable SPI-compatible interface
			1=Enable the SPI-compatible interface
			Enables blinking
BLINK_EN	0	R/W	0=Disable blinking
			1=Enable blinking
			Sets blink with low frequency (with the internal oscillator enabled)
BLINK_FREQ_SEL	0	R/W	0=Blink period typically is 1 second(0.5s on, 0.5s off)
			1=blink period is 2 second (1s on, 1s off)
			Synchronizes blinking on the rising edge of pin LOAD/CSN. The
0.410	0		multiplex and blink timing counter is cleared on the rising edge of pin
SYNC	0	R/W	LOAD/CSN. By setting this bit in multiple A8474 devices, the blink
			timing can be synchronized across all the devices.
			Start Blinking with display enabled phase. When bit D4 (BLINK_EN) is
	0		set, bit D7 determines how blinking starts.
BLINK_START	U	K/VV	0=Blinking starts with the display turned off
			1=Blinking starts with the display turned on
	CLK_EN REG_RES DECODE_SEL SPI_EN BLINK_EN	Bit Name         default           CLK_EN         0           REG_RES         0           DECODE_SEL         0           BLINK_EN         0           BLINK_FREQ_SEL         0           SYNC         0	Bit Name         default         access           CLK_EN         0         R/W           REG_RES         0         R/W           DECODE_SEL         0         R/W           BLINK_EN         0         R/W           BLINK_FREQ_SEL         0         R/W           SYNC         0         R/W

Feature register

A8474

Table 13. Feature Register Bit Descriptions (Address (HEX) = 0xXE))

### No-OP Register (0xX0)

The no-Op Register is used when multiple A8474 is cascaded in order to support displays with more than 4 digits. The cascading must be done in such a way that all  $D_{OUT}$  pins are connected to  $D_{IN}$  of the next A8474 (see Figure 3). The LOAD/CSN and CLK signals are connected to all devices.

For example, if five devices are cascaded, in order to perform a write operation to the fifth device, the write-command must be followed by four no-operation commands. When the LOAD/CSN signal goes high, all shift registers are latched. The first four devices will received no-operation commands and only the fifth device will receive the intended operation command, and subsequently update its register.

Advanced Innovation Technology Corp.	Page	14/20
www.ait-ic.com	Rev	1.0

### Supply Bypassing and Wiring

In order to achieve optimal performance the A8474 should be placed very close to the LED display to minimize effects of electromagnetic interference and wiring inductance.

Furthermore, a 10uF electrolytic and a 0.1uF ceramic capacitor should be connected between pins  $V_{DD}$  and

GND to avoid power supply ripple (see Figure 3).

Note: Both GND pins must be connected to ground.

#### Selecting $R_{\mbox{\scriptsize SET}}$ Resistor Value and Using External Drivers

Brightness of the display segments is controlled via  $R_{SET}$ . The current that flows between  $V_{DD}$  and  $I_{SET}$  defines the current that flows through the LEDS.

Segment current is about 200 times the current in  $I_{SET}$ . Typical values for  $R_{SET}$  for different segment currents, operating voltages, and LED voltage drop ( $V_{LED}$ ) are given in Tables 14-18. The maximum current the A8474 can drive is 40mA. If higher currents are needed, external drivers must be used, in which case it is no longer necessary that the device drive high currents.

In cases where the device drives only a few digits, Table 11 specifies the maximum currents, and R<sub>SET</sub> must be set accordingly.

Note: The display brightness can also be logically controlled (see Selecting  $R_{SET}$  Resistor Value and Using External Driver).

I <sub>SEG</sub> (mA)	V <sub>LED</sub> (V)		
	1.5	2.0	
40	5kΩ	4.4kΩ	
30	6.9kΩ	5.9kΩ	
20	10.7kΩ	9.6kΩ	
10	22.2 kΩ	20.7kΩ	

Table 14.  $R_{SET}$  vs. Segment Current and LED Forward Voltage,  $V_{DD}$ =2.7V

L (mA)	V <sub>LED</sub> (V)		
I <sub>SEG</sub> (mA)	1.5	2.0	2.5
40	6.7kΩ	6.4kΩ	5.7kΩ
30	9.1kΩ	8.8kΩ	8.1kΩ
20	13.9kΩ	13.3kΩ	12.6kΩ
10	28.8kΩ	27.7kΩ	26kΩ

Table 15.  $R_{SET}$  vs. Segment Current and LED Forward Voltage,  $V_{DD}$ =3.3V

Advanced Innovation Technology Corp.	Page	15/20
www.ait-ic.com	Rev	1.0

Ι (m Δ)	V <sub>LED</sub> (V)				V <sub>LED</sub> (V)		
I <sub>SEG</sub> (mA)	1.5	2.0	2.5	3.0			
40	7.5kΩ	7.2kΩ	6.6kΩ	5.5kΩ			
30	10.18kΩ	9.8kΩ	9.2kΩ	7.5kΩ			
20	15.6kΩ	15kΩ	14.3kΩ	13kΩ			
10	31.9kΩ	31kΩ	29.5kΩ	27.3kΩ			

Table 16.  $R_{\text{SET}}$  vs. Segment Current and LED Forward Voltage,  $V_{\text{DD}}\text{=}3.6V$ 

I (mA)	V <sub>LED</sub> (V)				
I <sub>SEG</sub> (mA)	1.5	2.0	2.5	3.0	3.5
40	8.6kΩ	8.3kΩ	7.9kΩ	7.6kΩ	5.2kΩ
30	11.6kΩ	11.2kΩ	10.8kΩ	9.9kΩ	7.8kΩ
20	17.7kΩ	17.3kΩ	16.6kΩ	15.6kΩ	13.6kΩ
10	36.89kΩ	35.7kΩ	34.5kΩ	32.5kΩ	29.1kΩ

Table 17.  $R_{SET}$  vs. Segment Current and LED Forward Voltage,  $V_{DD}$ =4.0

Ι (m Δ)	V <sub>LED</sub> (V)					
I <sub>SEG</sub> (mA)	1.5	2.0	2.5	3.0	3.5	4.0
40	11.35kΩ	11.12kΩ	10.84kΩ	10.49kΩ	10.2kΩ	9.9kΩ
30	15.4kΩ	15.1kΩ	14.7kΩ	14.4kΩ	13.6kΩ	13.1kΩ
20	23.6kΩ	23.1kΩ	22.6kΩ	22kΩ	21.1kΩ	20.2kΩ
10	48.9kΩ	47.8kΩ	46.9kΩ	45.4kΩ	43.8kΩ	42kΩ

Table 18.  $R_{SET}$  vs. Segment Current and LED Forward Voltage,  $V_{DD}$ =5.5V

Advanced Innovation Technology Corp.	Page	16/20
www.ait-ic.com	Rev	1.0

# **Application Example**

#### 4X8 LED Dot Matrix Driver

The application example in Figure 3 shows the A8474 as a 4x8 LED Dot Matrix Driver.

The LED columns have common cathodes and are connected to the DIG0:3 outputs. The rows are connected to the segment drivers. Each of the 32 LEDs can be addressed separately. The columns are selected via the digits as listed in Table 2. The Decode Enable Register must be set to '00000000' as described in Table 4. Single LEDs in a column can be addressed as described in Table 7. where bit D0 corresponds to segment G and bit D7 corresponds to segment DP.

Note: For a multiple-digit dot matrix, multiple A8474 devices must be cascaded.




Fig. 3. Application Example as LED Dot Matrix Driver

### **Cascading Drivers**

If more than 4 digits or 32LEDs are needed, it is recommend to use the A8474, although several A8474 devices can be cascaded.

The example in Fig. 4 drives 2 dot matrix digits using a 4-wire microprocessor interface. All Scan-Limit Registers should be set to the same value so that one display will not appear brighter than the other. For example, to display 6 digits, set both Scan-Limit Registers to display 3 digits so that both displays have a 1/3 duty cycle per digit. If 5 digits are needed, set both Scan-Limit Registers to display 3 digits and leave one digit unconnected. Otherwise, if one driver is set to display 3 digits and the other to display 2 digits one display will appear brighter because its duty cycle per digit will be 1/2 and the other display's duty cycle will be 1/3. Note: Refer to No-Op Register (0xX0) for additional information.


Advanced Innovation Technology Corp. www.ait-ic.com

 Page
 17/20

 Rev
 1.0

# **Package Information**


Dimension in 20-pin Narrow DIP Package (Unit: inches)





Gumbal		Inches	
Symbol	Min	Mom	Мах
A			0.210
A1	0.150		
A2	0.115	0.130	0.195
В	0.150	0.180	0.22
B1	0.140	0.180	0.20
B2	0.550	0.600	0.65
С	0.008	0.010	0.012
C1	0.008	0.010	0.011
D	1.025	1.030	1.035
D1	0.030	0.035	0.040
E	0.300		0.325
E1	0.240	0.252	0.260
е		0.100BSC	
eA		0.300BSC	
eB			0.430
eC	0.000		0.060
L	0.125		0.135
N		20	
Q1	0.055	0.060	0.065


Advanced Innovation Technology Corp.	Page	18/20
www.ait-ic.com	Rev	1.0

Dimension in 20-pin SOP Package (Unit: mm)









Sumbol	Millin	neters
Symbol	Min	Мах
A	2.44	2.64
A1	0.10	0.30
A2	2.24	2.44
В	0.36	0.46
С	0.23	0.32
e	1.27	'BSC
Н	10.11	10.51
h	0.31	0.71
J	0.53	0.73
К	7°E	BSC
L	0.51	1.01
R	0.63	0.89
ZD	0.66	REF
α	0°	8°

Advanced Innovation Technology Corp.	Page	19/20
www.ait-ic.com	Rev	1.0

# **IMPORTANT NOTICE**

Advanced Innovation Technology Corp. (AiT) reserves the right to make changes to any its product, specifications, to discountinue any integrated circuit product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

Advanced Innovation Technology Corp.'s integrated circuit products are not designed, intended, authorized, or warranted to be suitable for use in life support applications, devices or systems or other critical applications. Use of AiT products in such applications is understood to be fully at the risk of the customer. As used herein may involve potential risks of death, personal injury, or servere property, or environmental damage. In order to minimize risks associated with the customer's applications, the customer should provide adequate design and operating safeguards.

Advanced Innovation Technology Corp. assumes to no liability to customer product design or application support. AiT warrants the performance of its products of the specifications applicable at the time of sale.

Advanced Innovation Technology Corp.	Page	20/20
www.ait-ic.com	Rev	1.0